

High-Level Decision Diagrams based Verification with PSL Assertions

(Previous: *Automated Reasoning for Hardware Verification, A. Sudnitsõn*)

➔ Maksim JENIHHIN

Jaan RAIK

Alexander SUDNITSÕN





- Introduction
- Formal verification
- Simulation-based verification
- Assertion based verification (PSL, the paper)




Estonia

- ~ 45,000 km²
- ~ 1,300,000 inhabitants
- capital: Tallinn (~400,000)
- Summer:
avr: 20° C / 70° F
max: (35° C / 95° F)
day ~ 18 hours
- Winter:
avr: -10° C / 15° F
min: (-35° C / -30° F)
day ~ 6 hours





- The only technical university in Estonia
- 12,000 students
- 25% are at IT faculty
- IT Faculty consists of 6 Departments:
 - » Computer Engineering
 - » Computer Science
 - » Electronics
 - » Computer Control
 - » Informatics and Radio
 - » Communication Engineering



TTÜ1918







- 32 employees: 5 professors, 6 associate professors, 10 researchers, 10 PhD students
- Participation in R&D projects:
 - » 8 EU projects since 1993
 - » Bilateral research projects with Sweden, Poland, Germany
- Around 80 papers published annually
- Research topics:
 - » Hardware design (SoC, NoC, FPGA)
 - » Hardware verification (static / dynamic)
 - » Hardware testing (BIST, Boundary Scan, etc)




What is verification?

- **Verification** is checking if the circuit was designed correctly
- **Validation** is similar to verification but it is performed on physical prototype
- **Testing** is checking every manufactured circuit for its correctness (absence of manufacturing defects)






- Digital circuits (i.e ASIC, SoC)
 - » not software!
 - » not analog, RF, mixed-signal!
- Functional verification of a model (i.e. .vhdl)




- Verification takes roughly 70-85% of design costs
- Some companies have 2-4 verification engineers for every design engineer
- A need to increase verification effectiveness
 - » Design-for-Verifiability (DFV)
 - Assertion-based Verification (ABV)


International Technology Roadmap for Semiconductors report

<http://www.itrs.net>




Introduction to hardware verification 1





Introduction to hardware verification 2



A




B




Formal vs. Simulation-based verification


- Formal verification (*static*)
 - » Intelligent (mathematical) proof of correctness
 - » Constrained application
- Simulation-based (*dynamic*)
 - » Simulation of input vectors (random or deterministic)
 - » The most commonly used




- Decision Diagrams canonical form
- The idea:
 - » Construct DD for the two circuits to be compared
 - » Manipulate them to prove that they are equivalent




A



B



- $d = f \oplus g$
 - » Assign the variables of boolean formula to evaluate it to TRUE (*satisfiable, f and g are not equivalent*)
 - » OR prove that it evaluates to FALSE for all possible assignments (*not satisfiable, f and g are equivalent*)






$$f(a,b,c) = (a+b+c)(\bar{a}+\bar{b}+\bar{c})(a+\bar{b}+\bar{c})(\bar{a}+\bar{b}+c)(\bar{a}+\bar{b}+c)$$

- SAT (Boolean satisfiability problem)
- 2-SAT is solvable in polynomial time
- 3-SAT is NP-complete
 - » n-SAT can be reduced to 3-SAT in polynomial time
- Is $f(a,b,c)$ solvable? (=1)
- The solution is:
 - » $a = 1, b = 0, c = 0$
- The worst case is to try 2^n options




- Model checking proves or disproves that a property (part of specification) holds for the circuit
- Exhaustively searches the entire state space
 - » In real life the space can be constrained
- Typically the properties are described in CTL (Computational Tree Logic)
 - » $[\mathbf{AG} (P \rightarrow ((\mathbf{EX} . Q) \wedge (\mathbf{EX} \neg Q)))]$





Simulation-based verification

- Coverage metrics
- Usually it is not feasible to simulate all possible input combinations
- It is necessary to measure how much functionality given stimuli (input data) covers
- 3 types of coverage metrics in hardware verification:
 - » Code coverage
 - » (next slide)
 - » Parameter coverage
 - » Depends on implementation, used for parameters
 - » Functional coverage
 - » Depends not on implementation but on specifications
 - » Difficult to measure



- How good code entities are stimulated by simulations
- Depends on implementation
 - It is possible to have 100% code coverage on completely wrong implementation
- Easy to calculate

```

line 1: always @(posedge clock)
line 2: begin
line 3:   a = b + c;
line 4:   x = (y << 4);
line 5:   if (a > x)
line 6:     begin
line 7:       y = b & a;
line 8:       x = (x >> 2);
line 9:     end
line 10:   else
line 11:     b = b ^ c;
line 12:   if ( x == y)
line 13:     c = y;
line 14:   else
line 15:     y = a;
line 16: end // end of always

```


Statement coverage

```

line 1: always @(posedge clock)
line 2: begin
line 3:   a = b + c;
line 4:   x = (y << 4);
line 5:   if (a > x)
line 6:     begin
line 7:       y = b & a;
line 8:       x = (x >> 2);
line 9:     end
line 10:   else
line 11:     b = b ^ c;
line 12:   if ( x == y)
line 13:     c = y;
line 14:   else
line 15:     y = a;
line 16: end // end of always

```

Block coverage



Path coverage




Assertion-based Verification

	Property Checking	Equivalence checking
Dynamic verification	<u>Assertion</u> <u>monitors</u>	Code coverage analysis
Static verification	Model checking	Equivalence checking

- ABV benefits:
 - » **Dynamic** – better observability
detecting bugs earlier and closer to their origin
 - » **Static** – better controllability
direct verification to the area of interest



- Completeness problem
 - » Who/what and when should specify assertions?
 - » When is it enough?
- In practice design engineer writes them for VHS (Verification Hot Spots). Such spot:
 - » contains a great number of sequential states;
 - » deeply hidden in the design, making it difficult to control from the inputs
 - » has many interactions with other state machines and external agents
 - » has a combination of these properties




QuestaSIM from MentorGraphics

The image shows a screenshot of the QuestaSIM software interface. The top window displays a digital waveform with multiple signals. A yellow vertical cursor is positioned at approximately 20 ns. Below the waveform, a list of signals is visible, including `...tl_tb/reset_n`, `...tl_tb/lpc_clk`, `...tl_tb/lpc_lad`, `...lpc_frame_n`, `..._tb/vci_addr`, `...tl_tb/vci_wnr`, `...tb/vci_data_i`, `.../vci_data_o`, `...tl_tb/vci_be`, `...tl_tb/vci_val`, `...tl_tb/vci_ack`, `...lpc_lad_tarl`, `...ce/lpc_clk`, and `...lpc_frame`. A red triangle cursor points to the `...lpc_lad_tarl` signal.

The bottom window is titled "Transcript" and contains the following text:

```
VSIM 350> run 2 us
# ** Note: TLMEvent produce lpc_io_write(0x2001,0x12)
#   Time: 315 ns   Iteration: 1   Instance: /toplevel_rtl_tb/source
# ** Note: TLMEvent consume vci_io_write(0x01,0x00000012,0x1)
#   Time: 360 ns   Iteration: 1   Instance: /toplevel_rtl_tb/target
# ** Error: Assertion assert__prop_lpc_lad_tarl (File:./psl/lpc_and_vci__rtl_B.psl Line:34) failed for start
time 165 ns
#   Time: 465 ns   Iteration: 1   Instance: /toplevel_rtl_tb/source
```

- PSL = Property Specification Language
 - » Based on IBM's Sugar, developed by Accellera
 - » IEEE 1850 Standard in 2005
- Flavors:
 - VHDL, Verilog, SystemVerilog, GDL, SystemC
- 4 layers:
 - Boolean layer –boolean expressions in HLD: $(a \& (b \parallel c))$
 - Temporal later – sequences of boolean expressions over multiple clock cycles, supports SERE: $(\{A^*3;B\} \rightarrow \{C\})$
 - Verification layer - directives for verification tool telling what to do with specified properties
 - Modelling layer – models environment



PSL (cont.)

Label

When to check

reqack: assert always (req -> next ack) ;

Verification directive

Property to be checked





+



-

-



- Proposed and developed in TUT
- HLDDs are proved to speed-up simulation
 - » By up to factor 10 compared to commercial simulators



European Commission

6th Framework Programme Research Project

- » ST Microelectronics (coordinator)
- » Aeriologic and TransEDA
- » Universities form

Tallinn (Estonia)

Linköping (Sweden)


Southampton (UK)

Verona (Italy)


2006 - 2008



Verification and Validation of Embedded System Design Workbench




HLDD-based verification flow





- Assertions automatic translation is a complex process employing:
 - » Nondeterministic Finite Automaton
 - » Deterministic Finite Automaton
- Only subset of PSL properties is translatable
- An option to TUT internal solution is external translator like FoCs from IBM









p: assert always ({a; [*2] ;b} | => {c});



```

PROCESS (clk)
BEGIN
  IF (( clk = '1' ) ) THEN
    focs_ok <=
      ( focs_vout(4) OR NOT( c ) );
  ELSE
    focs_ok <= '1';
  END IF;
END PROCESS;
PROCESS
...
VARIABLE focs_vout : std_logic_vector(4 DOWNTO 0);
BEGIN
  WAIT UNTIL (clk'EVENT AND clk = '1');
  ...
  focs_vout(4 DOWNTO 0) := reverse( ((((((
    focs_v(0) AND a ) & (( focs_v(1) AND '1' )
  )) & (( focs_v(2) AND '1' ) ) & ((
    focs_v(3) AND b ) ) & (( focs_v(4) AND
    NOT( c ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ;
...
END PROCESS;
FoCs . vhdl checker

```



HLDD checker



- This presentation has given a brief overview of **hardware verification**
- Work-in-progress of Ph.D. research was presented
 - » PSL assertions are used as HLDD simulation checkers in verification flow



- **Book:**
Hardware Design Verification: Simulation and Formal Method-Based Approaches, *William K. Lam, Sun Microsystems 2005*
- **Papers:**
High-Level Decision Diagrams (HLDD) and DECIDER
by **Jaan Raik** and **Prof. Raimund Ubar** from *IEEEExplore*
- **Contact:**
papers on PSL and assertions
Maksim Jenihhin – maksim@pld.ttu.ee
Tallinn University of Technology, ESTONIA



Thank You!